

<b>CERTIFICATE OF TRANSMISSION BY FACSIMILE (37 CFR 1.8)</b>			Docket No. BUR920010195US1	
Applicant(s): Chadwick et al.				
Application No. 10/065,694	Filing Date 11/11/2002	Examiner Kervoros, James C.	Group Art Unit 2133	
Invention: METHOD FOR TESTING EMBEDDED DRAM ARRAYS			<b>RECEIVED CENTRAL FAX CENTER</b> JUL 02 2004	
<b>OFFICIAL</b>				
I hereby certify that this _____ <u>Restriction Election (2 pages)</u> _____ (Identify type of correspondence)				
is being facsimile transmitted to the United States Patent and Trademark Office (Fax. No. <u>703-872-9306</u> )				
on <u>7/2/2004</u> (Date)				
_____ Kim Dwileski (Typed or Printed Name of Person Signing Certificate)				
_____ <i>Kim Dwileski</i> (Signature)				
Note: Each paper must have its own certificate of mailing.				

P18/REV02

**Docket No. BUR920010195US1****IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**Applicant: Chadwick *et al.*

Group Art Unit: 2133

Filed: 11/11/2002

Examiner: Kerveros, James C.

Serial No.: 10/065,694

Title: **METHOD FOR TESTING EMBEDDED DRAM ARRAYS**Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

**RESTRICTION ELECTION**

In response to the Restriction Requirement dated June 14, 2004, Applicants hereby provisionally elect Group I, claims 1-10, drawn to a method of testing a DRAM, classified in class 714, subclass 710. This election is made with traverse, and Applicants hereby reserve the right to file a divisional application in connection with unelected claims 11-12, drawn to an apparatus for testing a multiplicity of embedded DRAM blocks by writing test data pattern into each DRAM block simultaneously and claims 13-20, drawn to an apparatus for testing a multiplicity of embedded DRAM blocks by writing test data pattern into each DRAM block sequentially.

With regard to the Restriction Requirement, Applicants respectfully submit that the subject matter of all claims 1-20 is sufficiently related that a thorough search for the subject matter of any one group of claims would encompass a search for the subject matter of the remaining claims. Thus, Applicants respectfully submit that the search and the examination of the entire application could be made without serious burden. See MPEP § 803, in which it is stated


10/065,694

1

that "if the search and examination of the entire application can be made without serious burden, the Examiner must examine it on the merits, even though it includes claims to independent or distinct inventions" (emphasis added). Applicants respectfully submit that this policy should apply in the present application in order to avoid unnecessary delay and expense to Applicants and duplicative examination by the Patent Office.

Should the Examiner require or request anything further from Applicants prior to examination, the Examiner is requested to contact Applicants' undersigned representative at the telephone number below. Otherwise, Applicants request early and favorable examination on the merits.

Date: 07/02/2004

  
Jack P. Friedman  
Registration No. 44,688

Schmeiser, Olsen & Watts  
3 Lear Jet Lane, Suite 201  
Latham, New York 12110  
(518) 220-1850